

Shift Registers

A Flip-flop can store only one bit of data, a 0 or a 1;

When more bits of data are to be stored, a number of FFs are to be used.

So a register is a set of FFs used to store binary data. Or a group of Flip flops used to store a word is called a register.

Loading:

Loading a register means setting or resetting the individual FFs, i.e. inputting data into the register so that their states correspond to the bits of data to be stored.

Loading may be serial or parallel.

In serial loading, data is transferred into the register in parallel form; that is, the FFs are triggered into their new states at the same time.

Parallel i/p requires that the SET and/or RESET control of every FF be accessed.

|||4 a register may output data in Serial form or in parallel form.

Serial output means that the data transferred out of the register, one bit at time serially.

Parallel output means that the entered data stored in the register is available in parallel form, and can be transferred out at the same time.

Buffer Register:

Some registers do nothing more than storing a binary word. Such registers called Buffer registers. It simply stores binary word. Most of the buffer registers use D-FFs.




Fig shows a 4-bit buffer register. The binary word to be stored is applied to the data terminals.

On the application of clock pulse, the o/p word becomes the same as the word applied at the i/p terminals.

i.e. the i/p word is loaded into the register by the application of clock pulse.

When the +ve edge of clock arrives the stored word becomes

$$Q_3 \ Q_2 \ Q_1 \ Q_0 = D \ C \ B \ A$$

Shift Registers

A number of FFs connected together such that data may be shifted into and shifted out of them is called a shift register.









Data may be shifted into or out of the register either in serial form or in parallel form.

So there are 4 basic types of shift registers.

- ① Serial in, Serial out
- ② Serial in, Parallel out
- ③ Parallel in, Serial out
- ④ Parallel in, Parallel out

Note :- ① Data may be shifted from left to right or right to left.

② Data may be rotated left or right



Data transfer in registers.

Serial-in, Serial out shift register

This type of shift register accepts data serially, i.e. one bit at a time and also outputs data serially.

With four stages, i.e. four FFs, the register can store upto four bits of data.




Serial data is applied to the D i/p of first FF

The Q output of first FF is connected to the D i/p of the second FF & so on.



When serial data is transferred into a register, each new bit is clocked into the first FF at the +ve going edge of each clock pulse

The bit that was previously stored by the first FF is transferred to the second FF, and so on.

A shift register can also be constructed using J-K FFs or S-R FFs, as shown in figure below





Logic diagrams of a 4-bit serial-in, serial-out, shift-left, shift register.



Serial in, parallel out Shift Register

In this type of register, the data bits are entered into the register serially, but the data stored in the register is shifted out in parallel form.



Parallel-in, Serial-out Shift Register

In this type of register, the data bits are entered simultaneously into their respective stages on parallel lines, rather than on a bit-by-bit basis on one line as with serial data i/p's.

The data bits are transferred out of the register serially, i.e. on a bit by bit basis over a single line.

Figure below illustrates a 4-bit parallel in, Serial out, Shift register using DFFs: There are four data lines A, B, C, D through which the data is entered into the register in parallel form.

The signal Shift/ $\overline{\text{LOAD}}$ allows


(a) the data to be entered in parallel form into the register

(b) the data to be shifted out serially from terminal Q_4 .


When Shift/ $\overline{\text{LOAD}}$ line is HIGH, Gates G_1, G_2, G_3 are disabled, but Gates G_4, G_5 & G_6 are enabled allowing the data bits to shift from one stage to the next stage.

When Shift/ $\overline{\text{LOAD}}$ line is LOW, Gates G_4, G_5 & G_6 are disabled, whereas Gates G_1, G_2 & G_3 are enabled allowing data i/p to appear at the D i/ps of the respective FFs.

load $\Rightarrow 0 \Rightarrow$ slows down
 shift $\Rightarrow 1 \Rightarrow$ outputs the data.




(a) Logic diagram



Logic Symbol

Parallel-in, Parallel out shift register


In this type of register, the data is entered in to the register in parallel form and also the data is taken out of the register in parallel form.



Logic diagram of a 4-bit parallel-in, parallel-out, shift register.

Bidirectional Shift Register

A bidirectional shift register is a register in which the data bits can be shifted from left to right or from right to left.



Logic diagram of a 4-bit bidirectional shift register.

Right/Left is the mode signal.

When R/\bar{L} is a 1, the logic circuit works as a shift-right shift register.

When R/\bar{L} is a 0, it works as a shift-left shift register.


The bidirectional operation is achieved by using the mode sig and two AND gates and one OR gate for each stage.

Universal Shift Registers

A register capable of shifting in one direction only is a unidirectional shift register. One that can shift in both directions is a bidirectional shift register.

If the register has both shifts and parallel load capabilities, it is referred to as a universal shift register.

So a universal shift register is a bidirectional register, whose i/p can be either in serial form or in parallel form and whose o/p also can be either in serial form or in parallel form.



A General Shift register has the following Capabilities

1. A clear control to clear the register
2. A clock input to synchronize the operations.
3. A shift-right control to enable the shift-right operation and serial i/p and output lines associated with shift-right.
4. A shift-left control to enable the shift-left operation and the serial and output lines associated with shift-left.
5. A parallel load control to enable a parallel transfer and the n i/p lines associated with the parallel transfer
6. n parallel output lines
7. A control state that leaves the information in the register unchanged in the presence of the clock.

A universal shift register can be realized using multiplexers.

The above figure shows the logic diagram of a 4-bit universal shift register that has all the capabilities listed above.

It consists of four D-FFs and four multiplexers. The four multiplexers have two common selection inputs S_1 and S_0 .

Input 0 in each multiplexer is selected when $S_1 S_0 = 00$,

Input 1 is selected when $S_1 S_0 = 01$

Input 2 " " " $S_1 S_0 = 10$

Input 3 " " " $S_1 S_0 = 11$

The selection inputs control the mode of operation of the register according to the function entries in Table.

Mode Control		Register Operation
S_1	S_0	
0	0	No change
0	1	Shift right
1	0	Shift Left
1	1	Parallel Load

When $S_1 S_0 = 0$, the present value of the register is applied to the D-inputs of Flip flops. This condition forms a path from the output of each flip flop into the i/p of the same flip flop.

The next clock edge transfers in each flip flop, the binary value it held previously, and no change of state occurs.

When $S_1 S_0 = 01$, terminal 1 of the multiplexer inputs have a path to the D inputs of the flip-flops. This causes a shift-right operation with the serial i/p transferred into FF_4 .

When $S_1 S_0 = 10$, a shift left operation results with the other serial i/p going in FF_1 .




When $S_1 S_0 = 11$, the binary information on the parallel i/p lines is transferred into the register simultaneously during the next clock edge.

Application of Shift registers

Shift register Counters

(a) Ring Counter:


The FFs are arranged as in a normal shift register, i.e. the Q output of each stage is connected to the D i/p of the next stage, but the o/p of the last FF is connected back to the D i/p of first FF such that the array of FFs is arranged in a ring and therefore, the name ring counter.



Q ₁	Q ₂	Q ₃	Q ₄	After clock pulse
1	0	0	0	0
0	1	0	0	1
0	0	1	0	2
0	0	0	1	3
1	0	0	0	4
0	1	0	0	5
0	0	1	0	6
0	0	0	1	7

(b) Sequence table

State diagram and sequence table of a 4-bit ring counter.




Timing diagram of a 4-bit ring counter.


Twisted Ring Counter (Johnson Counter)

The Q output of each stage is connected to the D -input of the next stage but the \bar{Q} output of the last stage is connected to the D input of 1st stage, therefore the name twisted ring counter.


CLK	Q_1	Q_2	Q_3	Q_4
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1



(a) State diagram



Logic diagram of a 4-bit twisted ring counter using D flip-flops.



Logic diagram of a 4-bit twisted ring counter using J-K flip-flops.




Figure 12.64 Timing diagram of a 4-bit twisted ring counter.

Serial Adder

The Serial Adder is used to add binary numbers in Serial form. The two binary numbers to be added serially are stored in two shift registers, A & B. Bits are added one pair at a time through a single Full Adder Circuit.

The Carry out of the FA is transferred to a D-FF. The output of this FF is then used as the Carry i/p for the next pair of significant bits. The Sum bit from the S output of the Full Adder could be transferred to a third shift register. By shifting the Sum into A, while the bits of A are shifted out, it is possible to use one register for storing both augend and the Sum bits.

The Serial i/p register B can be used to transfer a new binary number while the addend bits are shifted out during the addition.

Operation [Working]:


Initially register A holds the augend, register B holds the addend and Carry flip flop is cleared to '0'. The outputs (SO) of A & B provide a pair of significant bits for the full adder at 'x' & 'y'.

The Shift Control enables both registers and Carry flip flop; so at the clock pulse both registers are shifted one to the right, the sum bit from S enters the left most FF of A and the opp carry is transferred into Flip flop Q.

The Shift Control enables the registers for a number of clock pulses equal to the number of bits of the register. For each succeeding clock pulse a new sum bit is transferred to A, a new carry is transferred to Q and both registers are shifted one to the right.

This process continues until the shift control is disabled.

Thus the addition is accomplished by passing each pair of bits together with the previous carry through a single full adder circuit and transferring the sum, one bit at a time, into register A.



Initially, register A and the carry F are cleared to 0 and then the 1st number added from B. While B is shifted through the Full Adder, a second number is transferred to it through its Serial i/p. The second number is then added to the content of register A, while a third number is transferred serially onto register B.

Counters

A digital Counter is a set of Flip flops (FFs) whose states change in response to pulses applied at the input to the Counter.

The FFs are interconnected such that their combined state at any time is the binary equivalent of the total number of pulses that have occurred up to that time.

Thus, as its name implies, a Counter is used to count clock pulses.

Counters are classified into two types

1. Asynchronous Counters or ripple Counter
2. Synchronous Counters.

In Synchronous Counter the common clock is connected to all the flip flops and thus they are clocked simultaneously.

In asynchronous counters, the flip flops is triggered by external clock pulse

Hence in asynchronous counters, the flip-flops are not clocked simultaneously and each successive flip-flop is clocked by the Q or \bar{Q} output of the previous flip flop.

Asynchronous counters are also called ripple counters, because the transition of the first stage ripples through to the last stage.

<u>Asynchronous Counters</u>	<u>Synchronous Count</u>
1. FFs are connected in such a way that the output of first FF drives the clock for the second FF, the output of the second, the clock of the 3rd & so on.	1. There is connection between the o/p of first FF and clock of next FF
2. All the FFs are not clocked simultaneously.	All the FFs are clocked simultaneously

3. Design and implementation is very simple even for more number of states

4. Main drawback is their low speed as the clock is propagated through a number of FFs before it reaches the last FF

3. Design and implementation becomes tedious and complex as the number of states increases.

4. Since clock is applied to all the FFs simultaneously the total propagation delay is equal to the propagation delay of only one FF. Hence they are faster.

A Counter may be

increasing order counter (i) up-Counter
decreasing order counter (ii) down-Counter

An up-Counter is a counter which counts in the upward direction

i.e. $0, 1, 2, \dots, N$

A down counter is a counter which counts in the downward direction

i.e. $N, N-1, N-2, \dots, 1, 0$

27

Each of the counts of the counter is called the state of the counter.

The number of states through which the counter passes before returning to the starting state is called the modulus of the counter.

Hence, the modulus of a counter is equal to the total number of distinct states (counts) including zero, that a counter can store.

i.e. [the number of i/p pulses that causes the counter to reset to its initial count is called the modulus of the counter.

Eg: a 2-bit counter has 4 states

it is called a mod-4 counter

It divides the i/p clock signal frequency by 4.

∴ it is also called divide-by-4 counter



||| 4 a 3-bit counter divides the clock freq by 8


- a 4-bit counter divides by 16 & so on

Note: an n -bit Counter, will have n -FFs and 2^n states and divides the i/p clock frequency by 2^n .
Hence it is called a divide-by- 2^n .

Note: A mod- N Counter divides the clock frequency by N , hence it is called a divide-by- N Counter.

Mod 8 or 3-bit ripple Counter (3-bit up Counter)






State diagram

Truth Table

CLK	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

3-bit down Counter



Truth Table

CLK	Q ₂	Q ₁	Q ₀
0	1	1	1
1	1	1	0
2	1	0	1
3	1	0	0
4	0	1	1
5	0	1	0
6	0	0	1
7	0	0	0

decreasing order
 \bar{Q} as clock.


3-bit up/down Counter

The direction of Counting Sequence is decided by a mode control i/p M.

An XOR Gate between flip flops functioning as Controlled inverter connects either of Q or \bar{Q} .

to the clock i/p of the succeeding flip flop as decided by the logic state at M .

When mode control is 0, Q outputs get connected to the clock i/p of the succeeding flip flops and counter counts up. When mode control is 1, \bar{Q} outputs are getting connected to the clock i/p and counter counts down.



- $M = 0$ for counting up.
- $= 1$ for counting down.

Counters with Mod-numbers less than 2^n

Counters can also be designed to have a number of states in their sequence less than 2^n .

The basic counter is modified

to produce the required Mod number less than 2^n by allowing the counter to skip states that are to part of the counting sequence.

One of the most common method, for doing this is making all flip-flops to reset after the count N with the help of feedback gate in the circuit. Such feedback is provided by a NAND Gate, in which the output provides all clear i/p in parallel.

Design of Divide-by-N Ripple Counter

Procedure:

1. Determine the number n flip flop required based on number N
2. Connect the n -flip flops as a ripple counter
3. Find the representation of N
4. Connect all flip-flops outputs that 1 at the count N of the counter, as an i/p to the NAND Gate.

5. Connect the NAND Gate output to the clear i/ps of all the flip-flops.

Note:

For designing counters with mod number less than 2^n , two more i/ps are introduced called Preset & clear


Both Preset & clear are active low i/ps.

Active Low i/ps \rightarrow ckt will be active only when input is Low.

Preset \rightarrow Making o/p 1
clear \rightarrow " " 0

Preset	clear	O/P(Q)
0	1	1
1	0	0
1	1	Normal opr ⁿ
0	0	Invalid

Note: When Preset & clear is present, the Output (Q) follows preset & clear irrespective of i/ps (J & K) & clock.



Note: The same circuit can be implemented using T FF also.


Design a Mod-10 Asynchronous Counter

or

Design a Decade Counter

CLK	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0


1001
1010 Do-
Q₃ Q₂
1010
0000
1010



Implement a 3-bit ripple Counter using D FFs.


For ripple counters, the FF used must be in toggle mode.

The D FFs may be used in toggle mode by connecting the \bar{Q} of each FF to its D terminal.



Effects of Propagation delay in Ripple counters

In ripple counters, each FF is toggled by the changing state of the preceding FF. So no FF can change state until after the propagation delay of the FF that precedes it. i.e. until all preceding FFs complete their transition.



Eg: For a 4-bit Counter, all the FFs change states when the count goes from 0111 to 1000.

So after the eighth clock pulse is

applied, Q_1 will not change state instantaneously, but goes from a 1 to a 0 after a propagation delay of t_{pd} , Q_2 changes state after another propagation delay time of $2t_{pd}$. Q_3 changes state after $3t_{pd}$ and Q_4 changes state after $4t_{pd}$.

If the propagation delay is large and clock frequency is high i.e. clock period is low, then there is a possibility that the first FF responds to the new clock pulse before the previous clock pulse has effected transition of the fourth FF.

When the last FF finally responds, the counter may read 1001 having skipped 1000. Thus the count goes directly from 0111 to 1001.

Thus the propagation delays

The FFs of a ripple counter impose a limit on the frequency at which the counter can be clocked.




If T_c is the period of the clock pulse, n the number of stages and t_{pd} the propagation delay in each stage, then the clock frequency f_c is constrained by

$$\frac{1}{T_c} = f_c < \frac{1}{n t_{pd}}$$

Cascading of Ripple Counters

Ripple counters can be connected in cascade to increase the modulus of the counter.

A mod- M and a mod- N counter in cascade give a mod- MN counter.




Synchronous Counters

Design of Synchronous Counters

- Step 1: Identify the no of FF required
- 2: Identify the states of FF & draw the State diagram.
- 3: Prepare the excitation table of Counter showing the present state, next state and i/p to the FF.
- 4: Simplify the i/p to the FF using k-map
- 5: Implement using Gates & Flip flops.

Design a 3-bit up Counter



State diagram

Present State			Next State			Required i/ps					
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

$$\underline{J_2} = Q_1 Q_0$$

		$Q_1 Q_0$			
		00	01	11	10
Q_2	0			1	
	1	X	X	X	X

$$\underline{K_2} = Q_1 Q_0$$

		$Q_1 Q_0$			
		00	01	11	10
Q_2	0	X	X	X	X
	1			1	

$$\underline{J_1} = Q_0$$

		$Q_1 Q_0$			
		00	01	11	10
Q_2	0		1	X	X
	1		1	X	X

$$\underline{K_1} = Q_0$$

		$Q_1 Q_0$			
		00	01	11	10
Q_2	0	X	X	1	
	1	X	X	1	

$$\underline{J_0} = 1$$

		$Q_1 Q_0$			
		00	01	11	10
Q_2	0	1	X	X	1
	1	1	X	X	1

$$K_0 = 1$$

		$Q_1 Q_0$			
		00	01	11	10
Q_2	0	X	1	1	X
	1	X	1	1	X

Design a 3-bit up/down Counter

Mode	Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	X	1
0	0	1	0	0	1	1	0	X	X	0	1	X
0	0	1	1	1	0	0	1	X	X	1	X	1
0	1	0	0	1	0	1	X	0	0	X	1	X
0	1	0	1	1	1	0	X	0	1	X	X	1
0	1	1	0	1	1	1	X	0	X	0	1	X
0	1	1	1	0	0	0	X	1	X	1	X	1
1	1	1	1	1	1	0	X	0	X	0	X	1
1	1	1	0	1	0	1	X	0	X	1	1	X
1	1	0	1	1	0	0	X	0	0	X	X	1
1	1	0	0	0	1	1	X	1	1	X	1	X
1	0	1	1	0	1	0	0	X	X	0	X	1
1	0	1	0	0	0	1	0	X	X	1	1	X
1	0	0	1	0	0	0	0	X	0	X	X	1
1	0	0	0	1	1	1	1	X	1	X	1	X

		$M Q_2$			
$Q_1 Q_0$		00	01	11	10
00				1	1
01		1	1		
11		X	X	X	X
10		X	X	X	X

$$J_1 = \bar{M} Q_0 + M \bar{Q}_0$$

		$M Q_2$			
$Q_1 Q_0$		00	01	11	10
00		X	X	X	X
01		X	X	X	X
11		1	1		
10				1	1

$$K_1 = \bar{M} Q_0 + M \bar{Q}_0$$

	\bar{M}	M		
	Q_2	Q_1	Q_0	
$Q_1 Q_0$	00	01	11	10
00			X	1
01		X	X	
11	1	X	X	
10		X	X	

$$J_2 = \bar{M} Q_1 Q_0 + M \bar{Q}_1 \bar{Q}_0$$


	\bar{M}	M		
	Q_1	Q_0		
$Q_1 Q_0$	00	01	11	10
00	X		1	X
01	X			X
11	X	1		X
10	X			X

$$K_2 = \bar{M} Q_1 Q_0 + M \bar{Q}_1 \bar{Q}_0$$

From the direct inspection, we get

$$J_0 = K_0 = 1$$

Circuit diagram for 3-bit up/down counter









Condition Preset 0 → output — 1 (set)
 clear 0 → output — 0 (cleared)

Design a Mod-5 up Counter ✓

Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	1	0	x	0	x	1	x
0	0	1	0	1	0	0	x	1	x	x	1
0	1	0	0	1	1	0	x	x	0	1	x
0	1	1	1	0	0	1	x	x	1	x	1
1	0	0	0	0	0	x	1	0	x	0	x

put 101, 110, 111 as don't care conditions
(5), (6), (7)



000 ✓
001 ✓
010 ✓
011 ✓
100 ✓
101 ✓
110 ✓
111 ✓

D₃

		$Q_1 Q_0$			
		00	01	11	10
$Q_3 Q_2$	00				
	01			1	
	11	x	x	1	x
	10	1		x	x

D₂

		$Q_1 Q_0$			
		00	01	11	10
$Q_3 Q_2$	00			1	
	01	1	1		1
	11	x	x	x	x
	10			x	x

D₁

		$Q_1 Q_0$			
		00	01	11	10
$Q_3 Q_2$	00		1		1
	01		1		1
	11	x	x	x	x
	10			x	x

D₀

		$Q_1 Q_0$			
		00	01	11	10
$Q_3 Q_2$	00	1			1
	01	1			1
	11	x	x	x	x
	10	1		x	x

$$D_3 = Q_2 Q_1 Q_0 + Q_3 \bar{Q}_0$$

$$D_2 = Q_2 \bar{Q}_1 + Q_2 Q_1 \bar{Q}_0 + \bar{Q}_2 Q_1 Q_0$$

$$D_1 = \bar{Q}_3 \bar{Q}_1 Q_0 + Q_1 \bar{Q}_0$$

$$D_0 = \bar{Q}_0$$

Design a mod-12 Counter using T-FF

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	T_3	T_2	T_1	T_0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	0	0	0	0	1	0	1	1

$Q_3 Q_2$ \ $Q_1 Q_0$	00	01	11	10
00				
01			1	
11	x	x	x	x
10			1	

$$T_3 = Q_2 Q_1 Q_0 + Q_3 Q_1 Q_0$$

$Q_3 Q_2$ \ $Q_1 Q_0$	00	01	11	10
00			1	
01			1	
11	x	x	x	x
10				

$$T_2 = \bar{Q}_3 Q_1 Q_0$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00		1	1	
01		1	1	
11	x	x	x	x
10		1	1	

$$T_2 = Q_0$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$T_0 = 1$$

$$T_3 = Q_2 Q_1 Q_0 + Q_3 Q_1 Q_0$$


$$T_2 = \bar{Q}_3 Q_1 Q_0$$

$$T_1 = Q_0$$

$$T_0 = 1$$

Implement using FFs & logic Gates

Design a Counter to Count the following Sequence
 0, 1, 3, 2, 6, 7, 5, 4 [OR design a 3-bit
 Graycode Counter]



Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	1	0	1	0	0	0	1
0	1	0	1	1	0	1	0	0
1	1	0	1	1	1	0	0	1
1	1	1	1	0	1	0	1	0
1	0	1	1	0	0	0	0	1
1	0	0	0	0	0	1	0	0

Q_2	$Q_1 Q_0$			
	00	01	11	10
0				1
1	1			

Q_2	$Q_1 Q_0$			
	00	01	11	10
0		1		
1			1	

$$T_2 = Q_2 \bar{Q}_1 \bar{Q}_0 + \bar{Q}_2 Q_1 \bar{Q}_0$$

$$T_1 = \bar{Q}_2 \bar{Q}_1 Q_0 + Q_2 Q_1 Q_0$$

Q_2	$Q_1 Q_0$			
	00	01	11	10
0	1		1	
1		1		1

$$\bar{Q}_2 \bar{Q}_1 \bar{Q}_0 + \bar{Q}_2 Q_1 \bar{Q}_0 + Q_2 \bar{Q}_1 Q_0 + Q_2 Q_1 Q_0$$

$$\bar{Q}_0 [\bar{Q}_2 \bar{Q}_1 + Q_2 Q_1] + Q_0 [\bar{Q}_2 Q_1 + Q_2 Q_1]$$

$$\bar{Q}_0 [\overline{Q_2 \oplus Q_1}] + Q_0 [Q_2 \oplus Q_1]$$

A B

$$Q_0 \oplus Q_2 \oplus Q_1$$

Design a Counter to Count the Sequence
 0, 1, 4, 7, 11, 12, 14, 15 Using J-K Flip flop.

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	J_3	K_3	J_2	K_2	J_1	K_1	-
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1
0	0	0	1	0	1	0	0	0	X	1	X	0	X	2
0	1	0	0	0	1	1	1	0	X	X	0	1	X	1
0	1	1	1	1	0	1	1	1	X	X	1	X	0	3
1	0	1	1	1	1	0	0	X	0	1	X	X	1	4
1	1	0	0	1	1	1	0	X	0	X	0	1	X	0
1	1	1	0	1	1	1	1	X	0	X	0	X	0	1
1	1	1	1	0	0	0	0	X	1	X	1	X	1	X

		$Q_1 Q_0$			
		00	01	11	10
$Q_3 Q_2$	00			X	X
	01		X	1	X
	11	X	X	X	X
	10	X	X	X	X

$$J_3 = Q_1$$

		$Q_1 Q_0$			
		00	01	11	10
$Q_3 Q_2$	00	X	X	X	X
	01	X	X	X	X
	11		X	1	
	10				

$$K_1 = Q_2 Q_0$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00		1	x	x
01	x	x	x	x
11	x	x	x	x
10	x	x	1	x

$$J_2 = Q_0$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00	x	x	x	x
01		x	1	x
11		x	1	
10	x	x	x	x

$$K_2 = Q_0$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00			x	x
01	1	x	x	x
11	1	x	x	x
10	x	x	x	x

$$J_1 = Q_2$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00	x	x	x	x
01	x	x		x
11	x	x	1	0
10	x	x	1	x

$$K_1 = Q_3 Q_0$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00	1	x	x	x
01	1	x	x	x
11	0	x	x	1
10	x	x	x	x

$$J_0 = \bar{Q}_3 + Q_1$$

	$Q_1 Q_0$			
$Q_3 Q_2$	00	01	11	10
00	x	1	x	x
01	x	x	0	x
11	x	x	1	x
10	x	x	1	x

$$K_0 = \bar{Q}_1 + Q_3$$